


**100V N-Ch Power MOSFET**
**Feature**

- ◊ High Speed Power Switching, Logic Level
- ◊ Enhanced Body diode dv/dt capability
- ◊ Enhanced Avalanche Ruggedness
- ◊ 100% UIS Tested, 100% Rg Tested
- ◊ Lead Free, Halogen Free

$V_{DS}$	100	V
$R_{DS(on),typ}$	$V_{GS}=10V$	15 mΩ
$R_{DS(on),typ}$	$V_{GS}=4.5V$	20 mΩ
$I_D$ (Silicon Limited)	38.7	A

**Application**

- ◊ Synchronous Rectification in SMPS
- ◊ Hard Switching and High Speed Circuit
- ◊ DC/DC in Telecoms and Industrial



Part Number	Package	Marking
HGD170N10AL	TO-252	GD170N10AL
HGI170N10AL	TO-251	GI170N10AL

**Absolute Maximum Ratings at  $T_j=25^\circ C$  (unless otherwise specified)**

Parameter	Symbol	Conditions	Value	Unit
Continuous Drain Current (Silicon Limited)	$I_D$	$T_C=25^\circ C$	39	A
		$T_C=100^\circ C$	24	
Drain to Source Voltage	$V_{DS}$	-	100	V
Gate to Source Voltage	$V_{GS}$	-	$\pm 20$	V
Pulsed Drain Current	$I_{DM}$	-	160	A
Avalanche Energy, Single Pulse	$E_{AS}$	$L=0.4mH, T_C=25^\circ C$	45	mJ
Power Dissipation	$P_D$	$T_C=25^\circ C$	52	W
Operating and Storage Temperature	$T_J, T_{stg}$	-	-55 to 150	°C

**Absolute Maximum Ratings**

Parameter	Symbol	Max	Unit
Thermal Resistance Junction-Ambient	$R_{\theta JA}$	50	°C/W
Thermal Resistance Junction-Case	$R_{\theta JC}$	2.4	°C/W

**Electrical Characteristics at  $T_j=25^\circ\text{C}$  (unless otherwise specified)**
**Static Characteristics**







Parameter	Symbol	Conditions	Value			Unit
			min	typ	max	
Drain to Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{\text{GS}}=0\text{V}, I_D=250\mu\text{A}$	100	-	-	V
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}}=V_{\text{DS}}, I_D=250\mu\text{A}$	1.4	2.0	2.4	
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=100\text{V}, T_j=25^\circ\text{C}$	-	-	1	$\mu\text{A}$
		$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=100\text{V}, T_j=100^\circ\text{C}$	-	-	100	
Gate to Source Leakage Current	$I_{\text{GSS}}$	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{V}$	-	-	$\pm 100$	nA
Drain to Source on Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}}=10\text{V}, I_D=15\text{A}$	-	15	17	$\text{m}\Omega$
		$V_{\text{GS}}=4.5\text{V}, I_D=10\text{A}$	-	20	26	
Transconductance	$g_{\text{fs}}$	$V_{\text{DS}}=5\text{V}, I_D=15\text{A}$	-	42	-	S
Gate Resistance	$R_G$	$V_{\text{GS}}=0\text{V}, V_{\text{DS}} \text{ Open}, f=1\text{MHz}$	-	1.6	-	$\Omega$






**Dynamic Characteristics**





Input Capacitance	$C_{\text{iss}}$	$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=50\text{V}, f=1\text{MHz}$	-	840	-	pF
Output Capacitance	$C_{\text{oss}}$		-	147	-	
Reverse Transfer Capacitance	$C_{\text{rss}}$		-	4.9	-	
Total Gate Charge	$Q_g(10\text{V})$	$V_{\text{DD}}=50\text{V}, I_D=15\text{A}, V_{\text{GS}}=10\text{V}$	-	16	-	nC
Total Gate Charge	$Q_g(4.5\text{V})$		-	9	-	
Gate to Source Charge	$Q_{\text{gs}}$		-	3	-	
Gate to Drain (Miller) Charge	$Q_{\text{gd}}$		-	3	-	
Turn on Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}}=50\text{V}, I_D=15\text{A}, V_{\text{GS}}=10\text{V}, R_G=10\Omega,$	-	6	-	ns
Rise time	$t_r$		-	3	-	
Turn off Delay Time	$t_{\text{d}(\text{off})}$		-	13	-	
Fall Time	$t_f$		-	3	-	


**Reverse Diode Characteristics**

Diode Forward Voltage	$V_{\text{SD}}$	$V_{\text{GS}}=0\text{V}, I_F=20\text{A}$	-	0.9	1.2	V
Reverse Recovery Time	$t_{\text{rr}}$	$V_R=50\text{V}, I_F=15\text{A}, dI_F/dt=500\text{A}/\mu\text{s}$	-	30	-	ns
Reverse Recovery Charge	$Q_{\text{rr}}$		-	105	-	nC


**Fig 1. Typical Output Characteristics**

**Figure 2. On-Resistance vs. Gate-Source Voltage**

**Figure 3. On-Resistance vs. Drain Current and Gate Voltage**

**Figure 4. Normalized On-Resistance vs. Junction Temperature**

**Figure 5. Typical Transfer Characteristics**

**Figure 6. Typical Source-Drain Diode Forward Voltage**


**Figure 7. Typical Gate-Charge vs. Gate-to-Source Voltage**

**Figure 8. Typical Capacitance vs. Drain-to-Source Voltage**

**Figure 9. Maximum Safe Operating Area**

**Figure 10. Maximum Drain Current vs. Case Temperature**

**Figure 11. Normalized Maximum Transient Thermal Impedance, Junction-to-Ambient**




**Package Outline**
**TO-252, 2 leads**


SYMBOL	DIMENSIONAL REQMTS		
	MIN	NOM	MAX
E	6.40	6.60	6.731
L	1.40	1.52	1.77
L1	2.743	REF	
L2	0.508	BSC	
L3	0.89	--	1.27
L4	0.64	--	1.01
L5	--	--	--
D	6.00	6.10	6.223
H	9.40	10.00	10.40
b	0.64	0.76	0.88
b2	0.77	0.84	1.14
b3	5.21	5.34	5.46
e	2.286	BSC	
A	2.20	2.30	2.38
A1	0	--	0.127
c	0.46	0.50	0.60
c2	0.46	0.50	0.58
D1	5.21	--	--
E1	4.40	--	--
θ	0°	--	10°

**Package Outline**
**TO-251, 3leads**


SYMBOL	DIMENSIONAL REQMTS		
	MIN	NOM	MAX
E	6.40	6.60	6.731
L	3.98	4.13	4.28
L3	0.89	--	1.27
L4	0.698 REF		
L5	0.972	1.099	1.226
D	6.00	6.10	6.223
H	11.05	11.25	11.45
b	0.64	0.76	0.88
b2	0.77	0.84	1.14
b3	5.21	5.34	5.46
e	2.286 BSC		
A	2.20	2.30	2.38
A1	0.89	1.04	1.15
c	0.46	0.50	0.60
c2	0.46	0.50	0.60
D1	5.10	--	--
E1	4.40	--	--
α	79° REF		